| 释义 |
J-K flip-flop J-K flip-flop[¦jā¦kā ′flip‚fläp] (electronics) A storage stage consisting only of transistors and resistors connected as flip-flops between input and output gates, and working with charge-storage transistors; gives a definite output even when both inputs are 1. |