pipeline break

(architecture)(Or "pipeline stall") The delay caused on aprocessor using pipelines when a transfer of control istaken. Normally when a control-transfer instruction (abranch, conditional branch, call or trap) is taken, anyfollowing instructions which have been loaded into theprocessor's pipeline must be discarded or "flushed" and newinstructions loaded from the branch destination. Thisintroduces a delay before the processor can resume execution.

"Delayed control-transfer" is a technique used to reducethis effect.

单词	pipeline break
释义	pipeline break pipeline break (architecture)(Or "pipeline stall") The delay caused on aprocessor using pipelines when a transfer of control istaken. Normally when a control-transfer instruction (abranch, conditional branch, call or trap) is taken, anyfollowing instructions which have been loaded into theprocessor's pipeline must be discarded or "flushed" and newinstructions loaded from the branch destination. Thisintroduces a delay before the processor can resume execution. "Delayed control-transfer" is a technique used to reducethis effect.
随便看	january 17, 2020 january 17, 2021 january 17, 2022 january 17, 2023 january 17th january 18 january 18, 2011 january 18, 2012 january 18, 2013 january 18, 2014 january 18, 2015 january 18, 2016 january 18, 2017 january 18, 2018 january 18, 2019 january 18, 2020 january 18, 2021 january 18, 2022 january 18, 2023 january 18th january 19 january 19, 2011 january 19, 2012 january 19, 2013 january 19, 2014