priority-arbitration circuit

priority-arbitration circuit

[prī′är·əd·ē ‚är·bə′trā·shən ‚sər·kət] (computer science) A logic circuit which combines all interrupts but allows only the highest-priority request to enable its active flipflop.